ts-7000
[Top] [All Lists]

[ts-7000] Re: problem with SSP : spi format + Slave Mode ... + I2S

To:
Subject: [ts-7000] Re: problem with SSP : spi format + Slave Mode ... + I2S
From: "ian.scanlon" <>
Date: Fri, 07 Jul 2006 12:28:39 -0000
--- In  "suptouch" <> wrote:
>
> --- In  "ian.scanlon" <scanlon.design@> 
wrote:
> >
> > I had a similar problem (with different uC). If you look at the 
bit 
> > pattern for all of your data, it is shifted one bit to the left.  
I 
> > suspect this is a problem with the spi /ss and clock signals -> 
edges 
> > are close together and as speed goes up, some setup or hold time 
is 
> > being violated.  When I had this problem, it was simply a matter 
of 
> > changing the SPI mode. The idle clock state was reversed.  If you 
> > can, check the /ss and clock edges at the end of the transfer 
with a 
> > scope, then check the timing specs. Also make sure you are using 
the 
> > correct mode, clocking on the wrong edge will often work at low 
> > speeds.
> > Ian
> 
> I've tested all the slave mode with the SPO (clock polarity) and SPH
> (clock phase) registers. I never succed ;-(
> 
> For the /ss, I also thak abouthold and setup time , but nothing seem
> to be specified in the user manual or datasheet. I've tried with a 
1/2
> clock hold time, one clock , and more, but I never succed ;-((
> 
> Now, I will try with the I2S controllor (on SSP pin) which seem be
> compatible with the SPI signal without frame signal. I will 
configure
> the receiver channel in 16 bit slave mode. Somebody try it ?
>
Perhaps you missed something in your tests.  From the data you 
posted, it is clear that you are receiving your data, it just has one 
extra bit clocked on at the end.   The SPI transfer is a short, well 
defined event.  How close is the /ss signal to the clock last clock 
edge 1) at low frequency 2) high frequency?  What is generating 
the /ss signal?  You should really count the number of clock edges 
(pos or neg -what ever you use) that are within the /ss period, with 
a scope. If the signals are generated by an external master, those 
settings should be checked too.  To confirm the 'extra clock' theory 
you could use a few values that will give well defined bit patterns. 
If you send 0x0001, I expect you will get 0x0002. 0x0080 -> 0x0100 ...

Ian






------------------------ Yahoo! Groups Sponsor --------------------~--> 
See what's inside the new Yahoo! Groups email.
http://us.click.yahoo.com/2pRQfA/bOaOAA/yQLSAA/CFFolB/TM
--------------------------------------------------------------------~-> 

 
Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/
 



<Prev in Thread] Current Thread [Next in Thread>
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU