> http://www.yaffs.net/
>> Error Correction makes it robust under power failure
ECC can correct single bit errors and detect multiple bit errors. If you lose
power during a write or an erase you could have a single bit flip or a multiple
bit flip. I'd assume more often than not it will be a multiple bit flip, but
that just an assumption.
> This comment lead to be believe it could cope with power outs. This is a
> remote monitoring application device that will get hit. It is not a desktop
> PC that gets shut down neat and tidy every day.
I was just giving some background information on Nand flash and how losing
power
could result in lost data and blocks being marked bad incorrectly. I agree the
large number of blocks marked bad on your board implies something else is going
on.
> Embedded systems , by definition, have to deal with this sort of situation
> regularly and cleanly.
I agree.
> I can say that I have never ended up with a corrupt fs , so in that limited
> sense it has been robust. However, blowing out the underlying
> hardware and rendering a $260 board inoperative , as appears to be the case
> here, is not a robust situation.
As I mentioned we are interested in looking into this issue further. If you can
provide information on how to reproduce this problem we can look into it
further.
--
Best Regards,
________________________________________________________________
Eddie Dawydiuk, Technologic Systems | voice: (480) 837-5200
16525 East Laser Drive | fax: (480) 837-5300
Fountain Hills, AZ 85268 | web: www.embeddedARM.com
------------------------------------
Yahoo! Groups Links
<*> To visit your group on the web, go to:
http://groups.yahoo.com/group/ts-7000/
<*> Your email settings:
Individual Email | Traditional
<*> To change settings online go to:
http://groups.yahoo.com/group/ts-7000/join
(Yahoo! ID required)
<*> To change settings via email:
<*> To unsubscribe from this group, send an email to:
<*> Your use of Yahoo! Groups is subject to:
http://docs.yahoo.com/info/terms/
|