To: | |
---|---|
Subject: | Re: [ts-7000] watchdog timer |
From: | anand bhavnani <> |
Date: | Tue, 7 Mar 2006 00:15:59 -0800 (PST) |
hi, one of the posts on the group mentions that: "A fix for this bug has been implemented for silicon revision E1." about the watchdog timer. 1:so in that case the boards with these processors would not need a watchdog on the CPLD? 2:Also if the on board watchdog is fine, then i think the 14-bit counter (4020) is also a waste?? correct me if i am wrong. 3:how can one makeout whetther a particular processor is of this make(E1)? Yours, Anand. Curtis Monroe <> wrote: The 32khz is an output from the CPLD to the Controller. " MINDSET: Its Everything " Anonymous
Relax. Yahoo! Mail virus scanning helps detect nasty viruses! YAHOO! GROUPS LINKS
|
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [ts-7000] time at power on, joel garner |
---|---|
Next by Date: | Re: [ts-7000] Re: chip select pins, shane warne |
Previous by Thread: | Re: [ts-7000] watchdog timer, Curtis Monroe |
Next by Thread: | Re: [ts-7000] Re: query: -on board Xilinx CPLD, Curtis Monroe |
Indexes: | [Date] [Thread] [Top] [All Lists] |
Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU