To: | |
---|---|
Subject: | [ts-7000] watchdog timer |
From: | anand bhavnani <> |
Date: | Mon, 6 Mar 2006 01:44:05 -0800 (PST) |
hi all, thks jesse is it that the 32khz input to the cpld is for the operation of the watchdog timer? can i disable the cpld's watchdog timer? can i totally do away with the watchdog timers on my board? in that case what will be the issues i will face. yours, Anand. Jesse Off <> wrote: The on-CPU watchdog is broken and unreliable. There is errata on " MINDSET: Its Everything " Anonymous
Yahoo! Mail Bring photos to life! New PhotoMail makes sharing a breeze. YAHOO! GROUPS LINKS
|
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [ts-7000] Re: query: -on board Xilinx CPLD, anand bhavnani |
---|---|
Next by Date: | [ts-7000] "Kernel Problem", ragin shah |
Previous by Thread: | Re: [ts-7000] Re: query: -on board Xilinx CPLD, Curtis Monroe |
Next by Thread: | Re: [ts-7000] watchdog timer, Curtis Monroe |
Indexes: | [Date] [Thread] [Top] [All Lists] |
Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU