ts-7000
[Top] [All Lists]

[ts-7000] Load fpga bitstream error

To:
Subject: [ts-7000] Load fpga bitstream error
From: Ã?ngel <>
Date: Thu, 20 Dec 2012 15:27:02 -0000


Hello all (this my first post)

I had been working in with Ts7500  for couple of project last year .Now have a couple of spare  units I would like to play withFPGA.
I would like  to upload any of available  prebuilt core bitstream prior to build my on on isp lever o Diamon tools.
But when i try it  using described commands I get 
Linux ts7500 2.6.24.4 #10 Tue Oct 13 16:15:47 MST 2009 armv4l

:~# ts7500ctl --loadfpga=ts7500_opencore-rev6-CAN-4XUART.vme.gz
loadfpga_ok=0
loadfpga_error="verification fail"

I have cheched some bitstream and got the same for all 
I have search the group  and find similar issue but i found any response about it.
Can somebody point me what i´m doing wrong
Thanks


__._,_.___


Your email settings: Individual Email|Traditional
Change settings via the Web (Yahoo! ID required)
Change settings via email: =Email Delivery: Digest | m("yahoogroups.com?subject","ts-7000-fullfeatured");=Change Delivery Format: Fully Featured">Switch to Fully Featured
Visit Your Group | Yahoo! Groups Terms of Use | =Unsubscribe

__,_._,___
<Prev in Thread] Current Thread [Next in Thread>
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU