ts-7000
[Top] [All Lists]

[ts-7000] Using FPGA ethernet RX & TX lines as GPIO TS7300

To:
Subject: [ts-7000] Using FPGA ethernet RX & TX lines as GPIO TS7300
From: "thomaslloyd" <>
Date: Mon, 14 Feb 2011 15:44:04 -0000
Hi all,


At the moment I understand that I have DIO0-7 and DIO8-15 under my control 16 
and 17 are used for the LEDs. What do I need to change to make these lines 
usable as GPIO.

Is it a change to the FPGA?

Thanks,

Tom



------------------------------------

Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> Your email settings:
    Individual Email | Traditional

<*> To change settings online go to:
    http://groups.yahoo.com/group/ts-7000/join
    (Yahoo! ID required)

<*> To change settings via email:
     
    

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/

<Prev in Thread] Current Thread [Next in Thread>
  • [ts-7000] Using FPGA ethernet RX & TX lines as GPIO TS7300, thomaslloyd <=
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU