ts-7000
[Top] [All Lists]

[ts-7000] TS-7500 FPGA core sourcecode

To:
Subject: [ts-7000] TS-7500 FPGA core sourcecode
From: "jesseoff" <>
Date: Thu, 10 Sep 2009 19:03:13 -0000
I have just zipped up a Lattice ispLever 7.2 project allowing customers to 
generate custom TS7500 FPGA projects.  
ftp://ftp.embeddedARM.com/misc/ts7500_opencore.zip

Once downloaded, open up the project in ispLever (free download from Lattice) 
and double-click "Generate Data File (JEDEC)"

A few minutes later, a ts7500_opencore.jed will be produced that can be copied 
over to the SBC and loaded into the FPGA SRAM via the command "ts7500ctl 
--loadfpga ts7500_opencore.jed".  FPGA reloading takes approx 2.8 seconds.

Some notable points about the FPGA opencore:

  *) The opencore FPGA bitstream has all functionality of the default bitstream 
including SD, XUARTs, SPI NOR flash, watchdog, etc..

  *) SD and XUART cores are Lattice .ngo (binary netlists), but Verilog sources 
to everything else is included.

  *) You need the newest ts7500ctl just released that has the "--loadfpga" 
option at ftp://ftp.embeddedARM.com/ts-arm-sbc/ts-7500-linux/binaries/ts-utils/

  *) You also need jed2vme executable in your path (same FTP location as above) 
to use ts7500ctl --loadfpga on a .jec file.

  *) jed2vme can be used to turn the 1.2Mbyte JEDEC .jed file into a 190Kbyte 
.vme file.  This .vme file can also be gzip'ed or bzip2'ed into (~90Kbyte) 
.vme.bz2 or .vme.gz and "ts7500ctl --loadfpga" will decompress automatically.

  *) Licensing will be BSD (not GPL) to allow for proprietary closed-source 
modifications.  However, there will be a caveat that you can only use the 
sources on our own TS hardware.  Basically, as long as you do it on our boards, 
you can do whatever you want with it.

  *) The intention is to make the default initrd "linuxrc" attempt to
automatically load a bitstream at "/ts7500.vme.gz" if it exists since it is 
best to reload the FPGA as early as possible before userspace driver daemons 
are all started.

Also, I've released the source code to all the userspace *ctl utilities we 
wrote at ftp://ftp.embeddedARM.com/ts-arm-sbc/ts-7500-linux/sources/ .

//Jesse Off



------------------------------------

Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> Your email settings:
    Individual Email | Traditional

<*> To change settings online go to:
    http://groups.yahoo.com/group/ts-7000/join
    (Yahoo! ID required)

<*> To change settings via email:
     
    

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/

<Prev in Thread] Current Thread [Next in Thread>
  • [ts-7000] TS-7500 FPGA core sourcecode, jesseoff <=
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU