Hello,
> The example also points out that the TS-7300 FPGA interface
> has a 'platform specific access requirement'; the FPGA
> interface can not handle arbitrary width accesses.
> There's probably a good reason for this, or if not, thats
> just the way it is now, so you have to deal with it.
If one reads from a 16 bit register via two 8 bit reads and the data has
not changed(seeing as though the reads are not atomic) the data will be
correct in that the the two byte reads will represent the MSB and LSB of
the 16 bit register. Although if one tries to write to a 16 bit register
via two 8 bit writes (on the TS-7300 FPGA registers) it is not
equivalent to a 16 bit write. If a 16 bit register is being written to a
single atomic 16 bit write must take place. I spoke to the engineer who
designed the FPGA core and he said one should differentiate between
memory and registers. His design philosophy being that registers should
be written atomically. This reduces complexity, space in the FPGA, and cost.
--
Best Regards,
________________________________________________________________
Eddie Dawydiuk, Technologic Systems | voice: (480) 837-5200
16610 East Laser Drive Suite 10 | fax: (480) 837-5300
Fountain Hills, AZ 85268 | web: www.embeddedARM.com
Yahoo! Groups Links
<*> To visit your group on the web, go to:
http://groups.yahoo.com/group/ts-7000/
<*> Your email settings:
Individual Email | Traditional
<*> To change settings online go to:
http://groups.yahoo.com/group/ts-7000/join
(Yahoo! ID required)
<*> To change settings via email:
<*> To unsubscribe from this group, send an email to:
<*> Your use of Yahoo! Groups is subject to:
http://docs.yahoo.com/info/terms/
|