ts-7000
[Top] [All Lists]

[ts-7000] Re: TS-7300 opencore wishbone data corruption

To:
Subject: [ts-7000] Re: TS-7300 opencore wishbone data corruption
From: "gamehoser" <>
Date: Wed, 03 Jan 2007 05:30:59 -0000
I'm VERY new to VHDL and verilog, but I have some hardware design
experience.  I could definitely benefit from a version of the opencore
without the ethernet and extra I/O so that I could more easily grasp
the system that's there before attempting to do something much more
complicated.  I have so far designed a simple floating point unit that
I hope to use to do large SIMD type computations.  I can't program it
onto my board effectively yet though, since I have no idea how to
integrate the wishbone bus into my design.  A stripped open core would
likely be a step in the right direction for me to learn what I need to
do.  Thanks in advance.

James

--- In  "fpga_test_dev" <> wrote:
>
> I've been using the opencore code for some time, and getting random
> sudden linux reboots after data transfers, but with the fix committed
> on Dec. 13 I now seem to be able to transfer large amounts of data
> without this happening. 
> 
> This has meant I've been able to write a little test program, which
> just writes a word to the FPGA, then reads it back (to/from dummyreg).
> The values written are just the index i, modulo 997. When I do this, I
> get something like 1 or 2 errors every million words, where the value
> read back is apparently always either 0 or 192 instead of the expected
> value just written. e.g.:
> 
> Incorrect: 4827 192 should be 839
> Incorrect: 421369       0 should be 635
> 
> (first number is the index of the word in the test, next number is the
> actual value read back from FPGA, last number is the expected number
> (the one written to FPGA))
> 
> The bitstream is just compiled directly from a CVS checkout, I can
> provide the C code I'm using, it just uses /dev/mem and mmap, then
> reads/writes the first user location.
> 
> Before the Dec.13 fix, I had taken the code and removed the ethernet
> and extra I/O to make a module that could easily be used separately,
> for example in a VHDL project, etc. I will commit the changes to this
> and check it still works, would this code and/or the C test program be
> useful to anyone? I would appreciate it if the code could be checked
> by someone at TS just to make sure I haven't broken the wishbone
bridge :)
>




 
Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> Your email settings:
    Individual Email | Traditional

<*> To change settings online go to:
    http://groups.yahoo.com/group/ts-7000/join
    (Yahoo! ID required)

<*> To change settings via email:
     
    

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/
 

<Prev in Thread] Current Thread [Next in Thread>
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU