--- In "bulent.selek" <>
wrote:
>
> Hello,
> I have a problem with ts7300's fpga ( cyclone II ) device.
> I wrote a small core with vhdl and synthesis the core with Quartus II
> 6.0sp and converted it raw binary file ( rtf ).
> When i tried to download the code to fpga, the system ( EP902, linux
> side ) halted and there is no response fpga's io pins as i expected,
> then I downloaded ts7300_opencore from opencores and successfully
> synthesis with Quartus. System halted again :(
> I don't have any idea about what is wrong.
> Is any one have an example code that can work.
>
> Regards,
> Bulent Selek.
>
Bulent, I too have not had success with Quartus 6.0 so far but the
current web edition from the Altera website works fine. 2 minutes ago
6.1 arrived at my desk so I'll give that a try soon.
If you have a second computer available I'd recommend giving the web
edition a try and see if that's your problem. I found that just
rebuilding the unmodified ts7300_opencore on Q6 didn't work so your
problem might very well be related to the Altera tools.
Andrew
Yahoo! Groups Links
<*> To visit your group on the web, go to:
http://groups.yahoo.com/group/ts-7000/
<*> Your email settings:
Individual Email | Traditional
<*> To change settings online go to:
http://groups.yahoo.com/group/ts-7000/join
(Yahoo! ID required)
<*> To change settings via email:
<*> To unsubscribe from this group, send an email to:
<*> Your use of Yahoo! Groups is subject to:
http://docs.yahoo.com/info/terms/
|