To: | |
---|---|
Subject: | Re: [ts-7000] FPGA re-programming |
From: | "Eddie Dawydiuk" <> |
Date: | Fri, 15 Sep 2006 08:51:53 -0700 (MST) |
Hello, > Now I'm on the path to creating my own FPGA code and I was wondering > if anyone has some tutorial-type samples I could play with. I'm in the > process of learning Verilog and I'm also new to the Wishbone bus so it > would be great if anyone has some samples to look at. > > Also, I couldn't find a schematic of the TS-7300, is that available? I can't provide any pointers to samples or tutorials, but I can point you to the TS-7300 schematic. http://www.embeddedarm.com/downloads/Schem_Mech/TS-7300_Schematic.pdf //Eddie Yahoo! Groups Links <*> To visit your group on the web, go to: http://groups.yahoo.com/group/ts-7000/ <*> Your email settings: Individual Email | Traditional <*> To change settings online go to: http://groups.yahoo.com/group/ts-7000/join (Yahoo! ID required) <*> To change settings via email: <*> To unsubscribe from this group, send an email to: <*> Your use of Yahoo! Groups is subject to: http://docs.yahoo.com/info/terms/ |
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [ts-7000] Problem with LCD output, Eddie Dawydiuk |
---|---|
Next by Date: | [ts-7000] Re: Firefox 1.5 on ts7300, Eduardo Mendiola |
Previous by Thread: | [ts-7000] FPGA re-programming, aqueisser |
Next by Thread: | [ts-7000] Re: FPGA re-programming, waggywagz |
Indexes: | [Date] [Thread] [Top] [All Lists] |
Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU