To: | TS700 <> |
---|---|
Subject: | [ts-7000] SDRAM SIGNALS |
From: | joel garner <> |
Date: | Tue, 7 Mar 2006 01:03:08 -0800 (PST) |
Dear all, on the ts7250 all the SDRAM control signals are directly interfaced to the chips, but EP_RD and EP_WR are conected to the cpld, can anyone throw some light on that. Curtis wrote once: "The CPLD also converts the SRAM bus control signals to RD, WR, and CS signals for
flash." is that the reason why signals are connected to the cpld?? if it is,then why is it that we need sdram signals to to control flash, since we already have flash controller dedicated for this purpose on the 9302 chip. chill, joel __________________________________________________
SPONSORED LINKS
YAHOO! GROUPS LINKS
|
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [ts-7000] Re: chip select pins, shane warne |
---|---|
Next by Date: | [ts-7000] Onboard user reset., sagittarian_savvy |
Previous by Thread: | [ts-7000] re: has anyone used the ADEOS and RTAI on TS-7250, jerrywrice_fabnexus |
Next by Thread: | [ts-7000] Re: SDRAM SIGNALS, Tarun Tuli |
Indexes: | [Date] [Thread] [Top] [All Lists] |
Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU