ts-7000
[Top] [All Lists]

Re: [ts-7000] Re: TS-7300 fpga code

To:
Subject: Re: [ts-7000] Re: TS-7300 fpga code
From: David Hawkins <>
Date: Fri, 12 Dec 2008 09:07:43 -0800
Hi Eugen,

> Can you please tell me which is the machanism of writing new code in 
> the FPGA (I'm talking about the Lattice XP2 from the 7390 TPC ). As 
> far as i know this chip contains the code for VGA , SD and a couple 
> of serial ports.
> 
> 1. Can i copy the actual contents of the chip for future restauration?
> 
> 2. If i make a new code , for using the new functionality i think i 
> have to write a device driver that will communicate with the new 
> function of the Lattice.??
> 
> 3. Please explan me a bit how this interaction between linux and 
> Lattice is done from your point of view.
> 
> My intention is to take an example from opencores and use it for 
> learning.

I haven't used/looked at the 7390 ... so I'll take a look on
EmbeddedArm and give you general comments.

The FPGA is a Lattice XP2, so you'd write your HDL code using
Lattice's tool (ispLevel).

 From the FPGA datasheet:

http://www.latticesemi.com/documents/HB1004.pdf

   LatticeXP2 devices combine a Look-up Table (LUT) based FPGA
   fabric with non-volatile Flash cells in an architecture
   referred to as flexiFLASH.

So the FPGA is an SRAM-based FPGA that configures at power-on
from an on-chip/in-package Flash. Altera's MAX II devices
are similar.

Since the Flash is on-chip, its likely the device has a
security feature where you can not copy the current image,
so you would need to get that directly from TS if you
wanted to recover your FPGA.

The data sheet comments about 'dual-boot technologies', indicating
two images could be in the on-chip Flash, so you might be able
to exploit that feature if the FPGA has been wired to support it.

However, without direct customization help from TS, there is a high
probability that you would *brick* the TS-7390. I would not
recommend you heading this route.

The OpenCores example is for the TS-7300 and its Altera Cyclone
FPGA. Though the TS-7390 design is similar, and the TS internal
HDL code for the FPGAs is probably almost identical, it will be
a lot harder for you to customize the TS-7390.

Why not stick with using the TS-7300?

Cheers,
Dave




------------------------------------

Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> Your email settings:
    Individual Email | Traditional

<*> To change settings online go to:
    http://groups.yahoo.com/group/ts-7000/join
    (Yahoo! ID required)

<*> To change settings via email:
     
    

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/

<Prev in Thread] Current Thread [Next in Thread>
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU