[ts-7000] Verilog developments for TS7550

To:
Subject:	[ts-7000] Verilog developments for TS7550
From:	Stéphane Massot <>
Date:	Mon, 7 Nov 2011 14:16:16 +0100

Hello everyone,

We want to implement a few functionnalities in the TS7550's FPGA for our specific needs.

We gave this task to a subcontractor, but we are having some serious troubles with them regarding quality and time constraints.

Could anyone provide some help on verilog development ?

We would need this help as soon as possible.

Stéphane Massot

Embedded developer

01 41 13 17 18

SMART IMPULSE

Incubateur Centrale Paris

Grande Voie des Vignes

92295 CHÂTENAY-MALABRY Cedex

www.smart-impulse.com

m("smart-impulse.com","stephane.massot");" target="_blank">

__._,_.___

Your email settings: Individual Email|Traditional
Change settings via the Web (Yahoo! ID required)
Change settings via email: =Email Delivery: Digest | m("yahoogroups.com?subject","ts-7000-fullfeatured");=Change Delivery Format: Fully Featured">Switch to Fully Featured
Visit Your Group | Yahoo! Groups Terms of Use | =Unsubscribe

__,_._,___

<Prev in Thread]	Current Thread	[Next in Thread>
[ts-7000] Verilog developments for TS7550, Stéphane Massot <=

Previous by Date:	Re: [ts-7000] TS-7260 Kernel Module, Don Tucker
Next by Date:	[ts-7000] TS-7550 RS-485 Tx Enable, gmaglathlin
Previous by Thread:	[ts-7000] TS-7260 Kernel Module, danthackett
Next by Thread:	[ts-7000] TS-7550 RS-485 Tx Enable, gmaglathlin
Indexes:	[Date] [Thread] [Top] [All Lists]

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU