[ts-7000] TS-7300 ADC on FPGA

To:
Subject:	[ts-7000] TS-7300 ADC on FPGA
From:	"tylliot" <>
Date:	Fri, 19 Jun 2009 15:14:34 -0000

I have read in the manual for this board that there is one available channel on 
the onboard A/D converter and I would like to be able to continuously sample 
from it for a control system I am working on.  I am using the opencore TS-7300 
project and I am not sure how to go about initializing the ADC in verilog and 
the FPGA to get input from the available channel.  Any help is greatly 
appreciated!




------------------------------------

Yahoo! Groups Links

<*> To visit your group on the web, go to:
    http://groups.yahoo.com/group/ts-7000/

<*> Your email settings:
    Individual Email | Traditional

<*> To change settings online go to:
    http://groups.yahoo.com/group/ts-7000/join
    (Yahoo! ID required)

<*> To change settings via email:
     
    

<*> To unsubscribe from this group, send an email to:
    

<*> Your use of Yahoo! Groups is subject to:
    http://docs.yahoo.com/info/terms/

<Prev in Thread]	Current Thread	[Next in Thread>
[ts-7000] TS-7300 ADC on FPGA, tylliot <= [ts-7000] Re: TS-7300 ADC on FPGA, tylliot

Previous by Date:	[ts-7000] Re: TS-GSM1 Initializing Problem, ts7300
Next by Date:	[ts-7000] Booting debian lenny on TS7400, rbergerpa
Previous by Thread:	[ts-7000] TS-GSM1 Initializing Problem, ts7300
Next by Thread:	[ts-7000] Re: TS-7300 ADC on FPGA, tylliot
Indexes:	[Date] [Thread] [Top] [All Lists]

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU