ts-7000
[Top] [All Lists]

Re: [ts-7000] Re: How can i use/manipulate FPGA in the TS7800??

To:
Subject: Re: [ts-7000] Re: How can i use/manipulate FPGA in the TS7800??
From: Catalin Ionescu <>
Date: Tue, 3 Feb 2009 00:26:57 +0200
Hi Henry,

Although I admit I haven't liked TS's attitude of announcing the FPGA bitstream loader tool and never releasing it, I'm not a fan of reverse engineering stuff that might contain a lot more work than most could even imagine. Even myself, I have took the completely different path and tried to make almost compatible implementations in the FPGA structure I'm working with. I haven't found solution for all devices, especially because for some of them TS is not giving the drivers source files, but so far I manage to get working the minimum I need. Quite soon some info will get posted in a TS-78XX dedicated wiki. So far it's not publicly announced as we are still putting things into it, but soon we will give the link.

So, for your problem, all I can tell is that you will have to find yourself a way of reading back the FPGA content although, and I haven't even bothered trying, I think TS guys have been clever enough to prevent that! From me you won't get any support but the already published UrJTAG TS-7800 cable driver.


Cheers,
Catalin

On Mon, Feb 2, 2009 at 7:49 PM, henryzhao70 <> wrote:

Hi Catalin

I gave read all your posts regarding TS7800 FPGA programming which is
very helpful, Thanks.

One question I have is how to read the orginal FPGA code? As I only
need to add a small circuit into FPGA and don't want to change the
whole original FPGA configuration (or if I have to change it, I want
to keep the changes to a minimum level)

Thanks

Henry

--- In ts-7000%40yahoogroups.com, "Catalin Ionescu"


<catalin.ionescu.ro@...> wrote:
>
> Hi,
>
> Indeed, changing the FPGA content will most obviously disrupt NAND,
SD and
> RTC usability. In my case I have a very simple setup using the NAND for
> booting, with a custome 2.6.27 kernel, and switch immediately to an USB
> flash for root. From there I can change the FPGA content without any
fears.
> So far I have implemented in the FPGA, mostly for testing purposes,
just the
> RTC access part.
>
> Regarding NAND and SD access, actually I'm not sure I willbe
interested in
> because of my target application requiring huge bandwidth (almost
all the
> 50MHz PCI bandwidth) between a device connected to the PC104
connector and
> the Orion chip.
>
> Some of the stuff I have written for testing purposes, along with
> instructions on how to replicate my setup, I will make public some
time in
> the near future.
>
> As for TS official position, I think I start understanding them. As
the FPGA
> is really important for TS-7800 functionality, it's risky to let
everybody
> think it can be reprogrammed without severe limitations or really great
> care. If it would have been just the gate between the Orion chip and the
> PC104 connector, most probably it would have been made publicly
available.
> Right now, as TS says, it contains proprietary structures (and I don't
> intend to argue on this matter) and it also is the key to make the
board so
> attractive.
>
> Alternative solutions for the FPGA, given the board schematic, are
possible,
> but it's not my final target!
>
>
> Best regards
>
> On Sat, Oct 25, 2008 at 12:37 PM, Damir Dzemidzic <>wrote:

>
> > Hello Catalin,
> >
> > first thank you for giving us the code to access the TS7800 FPGA.
> >
> > Secondly, I have a question related to SD and FPGA. If we try
> > experiments with TS7800 FPGA, would it interfere
> > with SD card since they claim 80% of FPGA space drives the SD
interface?
> >
> > Kind Regards
> >
> > --- In ts-7000%40yahoogroups.com <ts-7000%40yahoogroups.com>, "a_io" <

> > catalin.ionescu.ro@> wrote:
> > >
> > > Hi!
> > >
> > > Indeed, I forgot about setting the frequency. By using the following
> > > sequence of commands you get what you might expect:
> > >
> > > > cable ts7800
> > > > detect
> > > > part 2
> > > > frequency 1000000
> > > > svf <your SVF file>
> > >
> > > And I have tested this commands with a very simple structure just to
> > > insure the FPGA gets reprogrammed. More serious stuff will come
really
> > > soon.
> > >
> > > Cheers!
> > >
> >
> >
> >
>


__._,_.___

Your email settings: Individual Email|Traditional
Change settings via the Web (Yahoo! ID required)
Change settings via email: =Email Delivery: Digest | m("yahoogroups.com?subject","ts-7000-fullfeatured");=Change Delivery Format: Fully Featured">Switch to Fully Featured
Visit Your Group | Yahoo! Groups Terms of Use | =Unsubscribe

__,_._,___
<Prev in Thread] Current Thread [Next in Thread>
Admin

Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU