To: | 7250 <> |
---|---|
Subject: | [ts-7000] block structure of CPLD |
From: | anand bhavnani <> |
Date: | Thu, 2 Mar 2006 03:42:34 -0800 (PST) |
hi, I am confused by the exact nature of functions performed by the cpld.... i know what is does...handles flash, watchdog timer,reset ...etc.... but HOW IS IT DONE??? the cpld has been made to function like an IC(might be having some registers.. some logic etc..), but we don't have the datasheet to understand how it functions..... can anyone throw some light on how the cpld executes its tasks??? good bye, Regards, Anand. " MINDSET: Its Everything " Anonymous
Yahoo! Mail Bring photos to life! New PhotoMail makes sharing a breeze.
SPONSORED LINKS
YAHOO! GROUPS LINKS
|
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [ts-7000] loading a modified redboot, Bob Lees |
---|---|
Next by Date: | Re: [ts-7000] Modes of flash "disk" failure...., Jim Jackson |
Previous by Thread: | [ts-7000] processor clk control, cpld programming, joel garner |
Next by Thread: | Re: [ts-7000] block structure of CPLD, Curtis Monroe |
Indexes: | [Date] [Thread] [Top] [All Lists] |
Disclaimer: Neither Andrew Taylor nor the University of NSW School of Computer and Engineering take any responsibility for the contents of this archive. It is purely a compilation of material sent by many people to the birding-aus mailing list. It has not been checked for accuracy nor its content verified in any way. If you wish to get material removed from the archive or have other queries about the archive e-mail Andrew Taylor at this address: andrewt@cse.unsw.EDU.AU